Keywords: fourth order boost converter, digital control, predictive current control, sub-harmonic oscillations, trailing triangle edge modulation Digital control of power supplies is more flexible than the analog IC based control. They offer many advantages like improved system reliability, flexibility, ease of integration and optimization, immunity to analog component variations and ability to execute complex control schemes, etc. However, the digital current mode control is also suffering from the disadvantage of sub-harmonic oscillations when the duty ratio exceeds 0.5. Hence, the main concern in digital control is to eliminate sub-harmonic oscillations and to improve the dynamic response. The unstable oscillations can be eliminated by using variable frequency control together with appropriate modulation strategy; while the dynamic response can be improved using single sample based predictive current control (PCC) schemes. Fixed frequency PCC schemes are popular, but their stability depends on the modulation strategy. Therefore, the authors have made an attempt to identify the cases under which the fixed-frequency PCC schemes become unstable and then a variable frequency PCC scheme is proposed for realizing the stable systems.
Digital control of power supplies is more flexible than the analog IC based control. They offer many advantages like improved system reliability, flexibility, ease of integration and optimization, immunity to analog component variations and ability to execute complex control schemes, etc. However, the digital current mode control is also suffering from the disadvantage of sub-harmonic oscillations when the duty ratio exceeds 0.5. Hence, the main concern in digital control is to eliminate sub-harmonic oscillations and to improve the dynamic response. The unstable oscillations can be eliminated by using variable frequency control together with appropriate modulation strategy; while the dynamic response can be improved using single sample based predictive current control (PCC) schemes. Fixed frequency PCC schemes are popular, but their stability depends on the modulation strategy. Therefore, the authors have made an attempt to identify the cases under which the fixed-frequency PCC schemes become unstable and then a variable frequency PCC scheme is proposed for realizing the stable systems.
Variable frequency current control operation of the converter can be achieved by keeping either switch-ON or OFF time constant in one switching cycle. Constant OFF-time current mode control (CMC) is suitable for peak current control, while the constant ONtime control for the valley current control. The most commonly used scheme is the constant-OFF time modulator, especially for CMC, where the inductor current can easily be sensed when the power switch is ON-state. Hysteretic control can used to control the peak or valley of the current and is stable for all duty ratio's. However, its implementation in digital domain, with digital signal processors, requires more than one sample per cycle. As a result the processor computational burden as well as execution time is going to increase.
Boost derived topologies are popular for realizing high voltage conversion ratios from low input dc voltages and front end power processors. However, in simple boost based topologies, load side the current ripple is high and requires more filter capacitance. Thus simple boost topology solutions increase the number of energy storage components, which indirectly complicates the dynamics of the total system. To avoid some of the above problems, existing in the conventional boost topologies, a fourth order boost converter (FOBC), shown in Fig. 1 , is proposed and its stability is analyzed through fixed and variable frequency PCC techniques.
In this paper, variable frequency PCC is proposed to control the average, peak and valley current and realized experimentally by keeping constant switch-OFF time. Further, the control law is based on only one current sample per switching cycle, and hence the computational burden on the processor is low. The proposed control strategy effectiveness is investigated using FOBC. Stability of the FOBC with fixed frequency PCC under trailing triangle edge modulation (TTM) is compared with variable frequency PCC. Stability of the system is analyzed, in discrete domain, through current loop pole movement with duty ratio.
Simulation and experimental results validate the stability of the converter under TTM. The complete digital control scheme is implemented using ADMC-401 DSP. The sample results of peak current mode control under TTM, where fixed frequency PCC scheme is unstable, while variable frequency PCC stable scheme,are shown in Fig. 2 (a) and Fig. 2(b) . 
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In this paper digital predictive average, peak and valley current control schemes suitability for the fourth order boost converter is investigated. Mathematical analysis of predictive average, peak and valley current control schemes is established for fixed and variable frequency of operations. Current control laws are formulated based on the average inductor current information together with digital trailing triangle edge pulse width modulation. The analysis shows that the predictive peak current control scheme is unstable with fixed-frequency operation, while it is stable with variable frequency control. Digital predictive average and valley current control schemes are stable for all duty ratios as well as for fixed and variable frequency of operations. Converter modeling and stability evaluation is carried out using modified discrete modeling approach. Simulations results of the fourth order boost converter support the theoretical analysis. Proposed digital predictive current control schemes, with fixed as well as variable frequencies, are validated through experimental investigations. Since the control law is based on one current sample per cycle the computational burden on the processor is low.
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Introduction
DC-DC switching power supplies (DDSPS) together with analog integrated circuits are extensively used in all areas of dc distribution systems such as in telecom power supplies, network servers, on-board power supplies, etc. Several analog control strategies (1) (2) have been evolved for these DDSPS and they are working satisfactorily. However, due to * Dept. of Electrical Engineering, IIT Delhi, New Delhi, India precise/stringent control requirements the analog controllers are being replaced with digital control strategies. The price -to-performance ratio of digital signal processors (DSP's) is decreasing rapidly, and hence there is a growing interest on integrated digital controllers evolution, specially, for high frequency DDSPS (3) . Digital control of high-frequency DC-DC converters is gaining attention in recent years as it offers a rich set of possibilities from which to create new features, improved performance, and much greater product flexibility, etc. Using digital control in power supplies is considerably more flexible than analog control counter part. They offer many advantages over their analog counterparts: improved system reliability, flexibility, and ease of integration and optimization, immunity to analog component variations and ability to execute complex control schemes, etc.
Boost derived topologies are popular for realizing high voltage conversion ratios from low input dc voltages and front end power processors. However, in simple boost based topologies, load side the current ripple is high and requires more filter capacitance. Thus simple boost topology solutions increase the number of energy storage components, which indirectly complicates the dynamics of the total system. To avoid some of the above problems, existing in the conventional boost topologies, a fourth order boost converter (FOBC) was proposed (4) and load voltage regulation is achieved through predictive digital controller (5) . However, due to low sampling rate of analog-to-digital converters and the inherent delay present in updating the duty ratio, the digital control is not able to realize the faster dynamic performance characteristics as that of analog control schemes.
Further, the digital current mode control is also suffering from the disadvantage of sub-harmonic oscillations when the c 2007 The Institute of Electrical Engineers of Japan. duty ratio exceeds grater than 0.5. Therefore, there is a need to realize a digital controller, which works on single sample per cycle. Fixed frequency predictive current control (PCC) schemes are popular (6) - (8) , wherein the duty ratio is predicted to make the instantaneous inductor current is equal to the command current. Various fixed frequency PCC schemes (average, peak and valley) have been proposed in literature and their dependence on duty ratio is discussed. These investigations show that: (i) the stability of the PCC mainly depends on the sensed/controlling current (average, peak, and valley) and the modulation technique, (ii) with suitable modulation, trailing or leading edge, technique it is possible to eliminate sub-harmonic oscillations. However, few fixed frequency PCC schemes do exhibit unstable oscillations for certain operating conditions and identifying such cases is very much required for the power supply designers. Therefore, the authors have made an attempt to identify the cases under which the fixed-frequency PCC schemes become unstable and then a variable frequency PCC scheme is proposed for realizing the stable systems.
Variable frequency current control operation of the converter can be achieved by keeping either switch-ON or switch-OFF time constant in one switching cycle (9) . Constant OFF-time current mode control (CMC) is suitable for peak current control, while the constant ON-time control for the valley current control. The most commonly used scheme is the constant OFF-time modulator, especially for CMC, where the inductor current can easily be sensed when the power switch is ON-state. Hysteretic control can used to control the peak or valley of the current and is stable for all duty ratios. However, its implementation in digital domain, with digital signal processors, requires more than one sample per cycle. As a result the processor computational burden as well as execution time is going to increase.
In this paper, variable frequency PCC is proposed to control the average, peak and valley current and realized experimentally by keeping constant switch-OFF time. Further, the control law is based on only one current sample per switching cycle; hence the computational burden on the processor is low. The proposed control strategy effectiveness is investigated with the fourth order boost converter (FOBC). Stability of the FOBC with fixed frequency PCC under trailing edge modulation is compared with variable frequency PCC. Simulation (10) (11) and experimental results validate the stability of the converter under tailing triangle edge modulation. The complete digital control scheme is implemented using ADMC-401 DSP (12) .
Modified Discrete Model of FOBC
The FOBC operation and its state-space modeling aspects are discussed in ref (5) . In continuous inductor current mode (CCM) of operation, i L1 , the converter circuit, shown in Fig. 1 , has two modes of operations. The slopes of an inductor current waveform during turn-on and off states of the switch, respectively are: Discrete models are more accurate in predicting the dynamics of switching converters since the switching converters operation is naturally discrete in nature. The exact discrete model involves calculation of exponential matrices and hence the design procedure becomes complex. To simplify the procedure a conventional bilinear discrete model methodology has been proposed (13) . Here, the higher order terms, involving exponential matrices, have been neglected. However, this approximation is not valid for all duty ratios and fails to predict the sub-harmonic oscillations present in current mode control of a converter when the duty ratio greater than 0.5. A modified bilinear discrete model, valid for all duty ratios, proposed in (14) , is used in these investigations and small-signal transfer functions of the FOBC are derived. The modified bilinear discrete model of the converter is given by, Small-signal transfer functions, in discrete-domain, can be found by including small-signal perturbations in eqn. (1) and then applying z-transformation. The following are the important z-transfer functions, useful for the stability analysis. The detailed procedure for deriving the z-transfer functions was given in reference (14) .
where Φ ss , ζ ss are derived for the steady-sate operating point.
Equations (2) and (3) are used to derive the converter smallsignal transfer functions G vd (z) and G id (z) used in currentloop design.
Fixed Frequency Predictive Current Control
In this section, fixed frequency PCC under trailing triangle edge modulation (TTM) is discussed. Normally, in most of the DSP's, the triangle or double edge modulation scheme is used to generate the PWM signals. They can be leading or trailing edge type. Inductor (L 1 ) current waveform under TTM, widely used in the dc-dc conversion, is shown in Fig. 2 . In TTM operation, the switch is ON at the beginning of each switching cycle for d n T s /2, OFF for (1 − d n )T s , and turn ON again for the duration of d n T s /2.
Here, the inductor current is sampled at equally spaced intervals equal to the switching period. The advantage of TTM operation is that the average value of the sensed current is obtained, without use of low-pass filters in the loop, by synchronizing sampling and modulation so that, the current is always sampled in the middle of the turn-ON period. The sensed current at the starting of the n th switching cycle is equal to 'i n−1 '. The inductor current at the end of n th switching period is equal to 'i n '. The inductor current 'i n ' in terms of sensed current 'i n−1 ' is given by,
Simplifying the eqn. (4),
The above control law can be extended for one more cycle to include the inherent delay present in digital implementation. But, to simplify the study, here the analysis carried out based on eqn. (5).
Fixed Frequency Predictive Average Current Control
In predictive average current control (PACC), in one switching period, the duty cycle for the next switching cycle is calculated based on the sensed inductor current or input/output voltage information, such that the error of the controlled variable is cancelled out or minimized in the next cycle, or in the next several cycles. The sensed current in the n th cycle is equal to the average current. i.e. i n−1 = i s [a] . The current at the end of n th switching cycle is equal to the command current. i.e. i n = i c . Duty ratio 'd n ' required to cancel the error, between the command and average current, is established from eqn. (5) as,
The above equation plays a vital role in PACC implementation as well as in its stability analysis. However, for stability analysis small-signal model needs to be developed using Fig. 3 . Signal flow graph of the predictive current control Table 1 . Branch transmittances of the unified signal flow (Fixed frequency predictive current control) straight forward linearization technique. The resulting smallsignal model is,
In eqn. (7), capital letters indicate the operating point, while the small letters with hat gives the small-signal terms.
Applying z-transforms then eqn. (7) is given by,
In the digital implementation various voltages and currents are scaled down into the ±2 V range. If K iL : current sensor gain, K vo : load voltage sensor gain, K vg : source voltage sensor gain, then the above equation can be written as,
The signal-flow graph (SFG) of eqn. (9) is shown in Fig. 3 , which will be useful for finding various transfer functions. Although this SFG is developed based on PACC model equation, but it is also valid for other current control schemes, discussed in the subsequent sections. However, the flow graph branch transmittances, tabulated in Table 1, needs to   D 127  12  2007 be changed depending on the type of converter, PCC scheme used. From this SFG one can easily establish the current loop gain of the converter and it is given by,
Fixed Frequency Predictive Peak Current Control
Peak current control has the advantages like peak current limiting and simple control. In predictive peak current control (PPCC), peak current is derived from the sensed average inductor current, and duty ratio is computed to reduce the error, between command current and sensed inductor current, to zero. The peak current in the n th switching cycle is equal to command current. i.e. i c = i p . The peak current, from Fig. 2 , in-terms of the sensed inductor current is given by,
On simplification the duty ratio control law becomes
The stability of PPCC law is evaluated through smallsignal analysis. Including small-signal perturbations in all the variables and on simplification results the following peak current control small-signal model.
Using sensor gains and transforming above equation using z-transforms results in an equation, which is in identical form as that of eqn.(9), given below
The above equation can easily be represented by the SFG, drawn in Fig. 3 , and its branch transmittances are given in Table 1 .
Fixed Frequency Predictive Valley Current Control
In predictive valley current control (PVCC) the controlled quantity is inductor valley current. Here, the valley current is computed from the sensed average current and the duty ratio control signal is generated to make the command current equal to sensed inductor current. From Fig. 2 the inductor valley current, in-terms of average current, in the n th switching cycle is given by,
In PVCC, the valley current in the n th switching cycle is equal to the command current. i.e. i c = i v . From the above equation the duty ratio control law, d n , can be established and the final equation is,
Using small-signal linearization the control law suitable for stability studies is obtained asd
Using sensor gains and transforming above equation using ztransforms results in an equation, which is in identical form as that of eqn. (9), given below
The above small-signal equation is identical to the one obtained in PACC and PPCC schemes except that branch transmittances and these are listed in Table 1 .
Variable Frequency Predictive Current Control
In fixed-frequency digital control the limiting factor is bandwidth of the controller. In order to realize higher bandwidths, for better transient response, switching frequency must be as high as possible. Further, fixed-frequency controller is not robust against parameter variations. Variable frequency controllers overcome some of the above problems and they can be realized by means of: (i) hysteresis controllers, (ii) constant ON-time, variable OFF-time, (iii) constant OFF-time, variable ON-time. In digital-domain hysteretic control is possible either with valley or peak current control, but not the average current control. In conventional current mode control case the constant OFF-time control is suitable for peak current, while constant on-time control is used for valley current control. However, digital predictive average, peak, and valley current schemes are possible to realize with constant OFF-time control. Hence, the constant OFF-time variable frequency control is used in these investigations.
Variable Frequency Predictive Average Current Control
In variable frequency predictive average current control (VFPAC), the OFF-time is kept constant, while the switch ON-time is computed such that the error between the command current and sensed average current reduces to zero. The average inductor current, from Fig. 2 , at the end of n th cycle, in-terms of average current sampled at (n−1) th switching cycle, is given by,
Let us take the average sensed current, i s [a] , at the end of the switching cycle is equal to command current. i.e. i c = i n . The sensed current in the TTM operation is equal to the average current. The switch ON-time required to make error equal to zero is established from eqn. (19) and its final form is,
Adopting linearization to the above equation yields the following small-signal model equation, The duty ratio of the converter is given by,
Applying small-signal analysis to the above equation, the small signal duty ratio is given bỹ
where Y = (T OFF /T 
Applying z-transforms on both sides,
If we include the sensor gains in the feedback loops, then the above equation is modified as,
The expressions for the coefficients H iL , G ic , H vo , H vg are tabulated in Table 2 . Since the above equation is in identical form as that of eqn. (9) the SFG drawn in Fig. 3 is also valid for variable frequency control.
Variable Frequency Predictive Peak Current Control
In this scheme the peak current is computed from the sensed average value of inductor current. The switch ONtime is calculated in order to make sensed inductor current equal to the command current. The peak value of inductor current, from Fig. 2 , in the n th switching cycle is given by,
Here command current is equal to the peak value of inductor current. i.e. i c = i p . The switch ON-time, required to make the sensed inductor current equal to the command current, is obtained from the above equation and it is given by,
Performing the linearization process results in the following small-signal model equation,
The duty ratio (d n (z)) is calculated from the above equation by following the procedure given in the Chapter 4.1. The discrete equation is given by,
The above small-signal equation is identical to the one obtained in eqn. (9) except that branch transmittances are different and these are listed in Table 2 .
Variable Frequency Predictive Valley Current Control
In this scheme the valley current is computed from the sensed average inductor current. Again the duty ratio is predicated in order to make the error, between the command current and sensed current, equal to zero. From Fig. 2 the valley current, in TTM operation, is given by,
Simplifying the above equation results the following switch ON-time expression
and it's small-signal linear model is given by,
The duty ratio is calculated from above equation by employing the procedure given in Chapter 3.1 and the final discretized equation is given bỹ
The above equation is identical to eqn. (9) and hence SFG drawn in Fig. 3 is still valid. However, the branch transmittances are different and these are given in Table 2 .
Stability Analysis of Current Control Loop
Depending on the modulation strategy, trailing or leading edge, and current to be controlled (average, peak or valley) the digital current control loop may become unstable when D > 0.5. This phenomenon is similar to the conventional analog current mode instability. Current-loop gain transfer function provides an important means for the current control loop stability analysis. This is obtained from the unified SFG, shown in Fig. 3 , as
The proposed stability analysis and the signal flow graph given in Fig. 3 is a generalized figure, valid for: (i) all converters, (ii) fixed frequency PCC, (iii) variable frequency PCC. However, depending on the converter circuit the appropriate small-signal transfer functions, branch transmittances, needs to be included while performing the stability studies.
To study the stability aspects we will be applying the linear system theory to the above loop-gain transfer function and pole-zero movement plots have been generated with duty ratio as parameter. Detailed discussion on current loop stability is discussed in the following sections.
Predictive Fixed Frequency Control
The current-loop stability of the TTM FOBC, fixed-frequency operation, has been analyzed for the following predictive digital current control schemes: (i) average, (ii) peak, and (iii) valley. Loop gain transfer functions, using eqn. 10, are computed for the above current control schemes and then pole-zero plots were generated using MATLAB. Converter parameters used in the computation are: L 1 = L 2 = 0.28 mH, C 1 = 100 µF, C 2 = 200 µF, V g = 12 V, V 0 = 28 V.
The movement of poles of the current loop-gain characteristic equation is drawn with duty ratio, D: 0.1 → 0.9, for predictive average, peak and valley current control schemes in Fig. 4 . All the poles of a system are lying inside the unit circle, Figs. 4(a) and (c) , for the predictive average and valley current control schemes, resulting stable behavior. But for the predictive peak current control, Fig. 4(b) , some of the poles are outside the unit-circle for all values of duty ratios. Hence, the predictive peak current control scheme under TTM operation is unstable for all duty ratios.
Predictive Variable Frequency Control
The current -loop gain transfer functions, eqn. (35), are computed for the above current control schemes and then pole-zero plots were generated control, has been analyzed for the following predictive digital loop stability of the TTM FOBC, under variable frequency current control schemes: (i) average, (ii) peak, and (iii) valley, using MATLAB. The movement of poles of the current loop-gain characteristic equation is drawn with turn-on time variation from 5 → 25 µs (i.e. D: 0.3 → 0.75), for predictive average, peak and valley current control schemes in Fig. 5 . In all these current control schemes the poles of the current-loop are within the unit circle, shown in Figs. 5(a) to (c), thus the PCC is stable under variable frequency of operation. Hence, the PCC scheme with variable frequency of operation recommended over the fixed frequency of operation.
Discussion on Simulation Results
The proposed control technique has been verified using PSIM (11) platform. Block diagrams of the proposed predictive schemes used in simulation are shown in Fig. 6 . In simulation, the digital control has been implemented with the sampling frequency equal to switching frequency. Simulation results for fixed frequency operation are shown in Fig. 7 . In predictive average and valley current control, the inductor current is stable for all operating conditions, 0 < D < 1. Fig. 7(b) shows predictive peak current control wherein the inductor current exhibits periodic oscillations for all duty ratios, 0 < D < 1, and hence it is unstable. These observations are in agreement with the stability analysis results, obtained through mathematical treatment, shown in Fig. 4 . Fig. 8 shows the simulation results of variable frequency predictive current control schemes of the FOBC. Here, the switch ON-time is computed using predictive current control law and then constant OFF-time is added to find the total time period/frequency. The variable frequency trailing triangular waveform has been generated through a DLL block, which uses a C++ program (11) . Therefore, frequency of the carrier waveform is updated in each switching cycle depending on the operating conditions. Fig. 8 shows the dynamic response for step change in command current. In these studies switch OFF-time is taken as 10 µs, which is chosen based on maximum operating frequency techniques show stable behavior for variable frequency of limit. Predictive average, peak and valley current control operation. For this current control, 0.5 → 1.5 A, the range of frequency variation is 42 → 58 kHz.
Experimental Results and Discussions
The predictive current control laws discussed above has been implemented on a prototype FOBC to verify the theoretical analysis and simulation results. An Analog Devices ADMC401 evaluation board with 26 MHz clock has been used in the experimentation. In this DSP the ADC takes maximum of 2 µs to convert all analog inputs. The PWM generation unit operates either active high or low PWM signals and one can easily realize leading or trailing edge modulations. Active low operation results trailing triangle edge modulated PWM signals (12) . The prototype converter was built using the parameters same as those used in simulation studies. The semiconductor devices used are: IRF530 power MOSFET, and a Motorola MUR820 fast recovery diode.
The inductors are made of a toroidal core, TDK: HF70 T, whose dimensions are 100X12X7 mm. The MOSFET is driven by a IR2110 gate driver. IC 6N137 is used for isolation purposes. Buffer circuits are used in between the power converter sensors, voltage and current, and the DSP for safe operation of the ADC channels.
The source, load voltage, and the inductor currents are sampled and digitized at a switching frequency. The predictive discrete control law is normalized and then programmed in fixed-point format. The current reference step change is generated internally through programming. For fixed frequency of operation Fig. 9 shows the experimental results of the transient response against step change in current reference from 0.5 → 1.5 A. Current setting 0.5 A corresponds to D < 0.5, while 1.5 A corresponds to D > 0.5 case. Here the inductor current is closely following reference current and tracking takes two to three switching cycles. Notice that no instability and sub-harmonic oscillations are observed in predictive average, valley current control techniques and hence these schemes are stable. However, peak current control is unstable for all operating duty ratios as demonstrated in Fig. 9(b) .
These experimental observations are in agreement with the theoretical analysis and simulation results shown in Fig. 7 . Experimental investigations were also carried out for predictive variable frequency control, to verify the theoretical findings, using constant OFF-time control. Based on the maximum and minimum frequencies of operation the constant OFF-time of 10 µs was used in the experimentation. From the predictive control law, ON-time is computed and then total time period/frequency is loaded into the PWM generation register, which will generate PWM signal, modified frequency and duty ratio, at the end of the cycle. Fig. 10 shows the experimental results for the variable frequency predictive current control operation, under TTM operation, against step change in command current. These results show that the FOBC with predictive average, peak and valley current control schemes is stable for all operating conditions. Further, these experimental observations are in agreement with the theoretical analysis and simulation results shown in Fig. 8 .
The above experimental results agree well with those obtained in theoretical analysis and simulations. However, slight differences in the dynamic responses are attributed to the following factors: (i) ignoring the signal transition delays involved in the experimental data acquisition system, (ii) errors involved in the analog signals conversion, (iii) mathematical analysis was made on the assumption that all the switching devices are ideal, (iv) ignoring the inductance variation, (v) accuracy of simulations also depends on built-in solvers used within the simulator, (vi) errors in measuring system, etc.
Conclusions
Digital predictive average, peak and valley current control schemes with fixed and variable frequency of operations have been analyzed. Trailing triangle edge modulation was used in the analysis. Mathematical models for all these control laws have been developed and then stability analysis was performed. This analysis shows that the FOBC predictive peak current control becomes unstable in fixed frequency, while it becomes stable with variable frequency of operation. Theoretical analysis was validated with simulation and experimental results. As the control law was implemented by sensing only one sample per cycle the computational burden on the processor now becomes low. Similar type of stability investigations were made with other modulation techniques and these studies also show that the variable frequency digital predictive current control is stable, while fixed frequency digital predictive current control may become unstable for certain cases. These investigations suggests that the variable frequency digital predictive current control scheme is most suitable because of the following reasons: (i) possible to realize the stable current control loop at all duty ratio's with all types of current sensing techniques, (ii) no sub-harmonic oscillations in the inductor current, (iii) variable frequency control results in robustness.
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